FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. SP018.C3

APPL. NO. To be assigned 08/937,341

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

APPLICANT GARG et al.

(Use several sheets if necessary)

FILING DATE GROUP herewith

2783

U.S.	PATENT	DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER			DOCUMENT NUMBER DATE NAME		NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE			
0)	AA1	4 2 1 2 0 7 6		07/08/80	John P. Conners								
-6	AB1	5	1	2	5	0	9	2	06/92	Prener		~	
1	AC1	5	2	0	1	0	5	6	04/93	Daniel et al.	+		
1	AD1	5 2 4 1 6 3 6 08/93		08/93	Kohn								
1	AE1	5	4	8	7	1	5	6	01/23/96	Popescu et al.			
	AF1												
	AG1												
	AH1												

## FOREIGN PATENT DOCUMENTS

										TRANSLAT	ION
		DOCUMENT NUMBER					ER		DATE	COUNTRY CLASS SUBCLASS YES	NO
es	AI1	0	1	7	0	2	8	4	02/05/86	Europe EP - X	
M	AJ1	0	2	1	3	8	4	3	03/11/87	Europe EP X	
M	AK1	0	2	4	1	9	0	9	10/87	Europe ED x	
	AL1	2	1	9	0	5	2	1	11/18/87	United Kingdom UL X.	
1	AM1	٥	4	5	4	6	3	6	10/31/91	<u>Ешторе</u> БР х	

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)

AN1	Patterson et al., "A VLSI RISC," IEEE Computer, Volume 15, No. 9, pp. 8-18, September 1982.
A01	Maejima et al., "A 16-bit Microprocessor with Multi-Register Bank Architecture", Proc. Fall Joint Computer Conference, November 2-6, 1986, pp. 1014-1019.
AP1	Birman et al., "Design of a High-Speed Arithmetic Datapath," IEEE, pp. 214-216, 1988.
AQ1	Ruby B. Lee, "Precision Architecture," IEEE Computer, pp. 78-91, January 1989.
AR1	Molnar et al., "Floating-Point Processors," IEEE Intl. Solid-State Circuits Conf., pp. 48-49, plus Figure 1, February 1989.
AS1	Steven et al., "Harp: A Parallel Pipelined RISC Processor," Microprocessors and Microsystems, Vol. 13, No. 9, pp. 579-586, November 1989.
AT1	Groves et al., "An IBM Second Generation RISC Processor Architecture", 35TH IEEE Computer Society  International Conference, February 26, 1990, pp. 166-172.
AU1	Miller et al., "Exploiting Large Register Sets", Microprocessors and Microsystems, Vol. 14, No. 6, July 1990, pp. 333-340.
AV1	Adams et al., "Utilising Low Level Parallelism in General Purpose Code: The HARP Project",  Microprocessing and Microprogramming, Vol. 29, No. 3, October 1990, pp. 137-149.
AW1	Daryl Odnert et al., "Architecture and Computer Enhancements for PA-RISC Workstations," Proc. from IEEE Compcon, San Francisco, CA, pp. 214-218, February 1991.
	AO1 AP1 AQ1 AR1 AS1 AU1 AV1

EXAMINER LARRY D. DONAGHUE PRIMARY EXAMINER

DATE CONSIDERED

Pa	ge	1	of	

								Page 1 of 1
					ATTY. DOCKET NO. SPO18.C3  APPLICATION NO. 08/937,361			
		FORM I	PTO-1449					
<u>11</u>	IFORMAT I	ON DIS	CLOSURE STATE	EMENT	Garg et al.			
					FILING DATE September 25, 1997	GROUP 2783		
				U.S.	PATENT DOCUMENTS			
EXAMINER								
INITIAL	1	DOCU	MENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA1 AB1	+				-		
	AC1	+		g con				
	AD1	1	<del></del>	1/2	(4)			
,	AE1	1		(210	MAD 0 5 1998	<del>                                     </del>		
	AF1	1	·	1	5 1900			
	AG1			E	1270		,	
	AH1			. Car	EDu ACA AF			
	AI1				WEMARK US			
	AJ1							
	AK1							
	· · · · · · ·			FOREI	GN PATENT DOCUMENTS			
EXAMINER INITIAL		DOCU	MENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
								Yes
_	AL1	+						No
	AM1	_						Yes No
	AN1							Yes No
	A01							Yes No
		1						Yes
	AP1	<u> </u>		]			1	No
	1		OTHER (	Including Author	, Title, Date, Pertinent Page	es, etc.)		
ED.	AR	<u>1</u>	Colin Hunte Cliffs, NJ,	r, "Series 3200 1987, pp. 2-4, 2	Programmer's Reference . 2-21, 2-23, 6-14 and 6-126.	Manual," Pren		., Englewood
	AS	1		ż	ę ·		APR 23 98 GROUP 2600	RECEIVE
	AT	<u>1</u>						)
EXAMINER		LARRY PRIM	D. DONAGH	UE ER		DATE CONSID	DERED /	150
EXAMINER: Init	ial if	refere	nce considere	ed, whether or no	t citation is in conformance de copy of this form with ne	with MPEP 609	. Draw line on to Applica	through
P:\USERS\MICHELLE\ROB\					· ·			